ABSTRACT In this paper, a novel low voltage ride-through (LVRT) technique for three-phase gridconnected inverters is proposed. The proposed technique consists of two parts: a nonlinear phase locked loop based on complex-coefficient filters (NLCCF-PLL) and an LVRT control scheme. Generally, the synchronization process of three-phase grid-connected inverters is performed via PLL with a relatively low bandwidth, which delays the detection of voltage sag and recovery during the LVRT process. To accelerate the synchronization process, the NLCCF-PLL with adaptive controller gains is proposed to improve both the filtering capability and dynamic performance of PLL at the same time. The stability of the NLCCF-PLL is validated by the second method of Lyapunov in the nonlinear model, and the superiority of its operating performance is verified. The proposed LVRT control scheme consists of a reference current calculation block to effectively suppress the power ripples and an inner loop controller with strong robustness as well as fast dynamic response. By comparing the proposed LVRT technique with the existing LVRT technique on the basis of experimental results, the superiority of the proposed LVRT technique is confirmed.
I. INTRODUCTION
Many renewable energy generation systems (REGSs) have been installed to address energy shortages and environmental challenges [1] . Given the remarkable proliferation of REGSs, the stability and safety of the power grid have encountered serious obstacles due to the uncertainty and intermittence of renewable energies, especially in the case of grid faults. To support grid stability during grid faults, continuous connection and fast response of grid-connected inverters are essential [2] . Until now, many countries defined their own low-voltage ride-through (LVRT) regulations to regulate the operations of grid-connected inverters during sags in grid voltage [3] , [4] . Under these regulations, grid-connected inverters must be able to participate in dynamic network support during grid faults by injecting reactive currents continuously into the grid [5] .
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Synchronous reference frame PLL (SRF-PLL) is the most popular grid voltage detection technique for grid-connected inverters to provide uninterrupted output power due to its simplicity, effectiveness and robustness [6] . However, SRF-PLL is highly sensitive to distorted and unbalanced voltage [7] . Moreover, in the power grid, voltage sag during grid faults is accomplished by phase shifts, frequency variations, voltage imbalances and distortions [8] . Therefore, the bandwidth of common SRF-PLLs in industrial converters is limited to 15Hz-75Hz to mitigate the influences of unbalanced and distorted grid voltage, resulting in a longer dynamic detection process [9] . The prolonged dynamic detection process of grid voltage causes large transit fluctuations in the output current of the grid-connected inverter, and may even destroy the stability of the power grid system.
To accelerate the synchronous process under distorted and unbalanced voltage, by inserting additional filters into the control loop of SRF-PLL or before its input, advanced PLLs with enhanced filtering capabilities, (e.g., MAF-PLL, DCCF-PLL, DSOGI-PLL, MSRF-PLL, and DSC-PLL) have been proposed [10] - [15] . However, inserted filters still constrain the dynamic response of PLLs, resulting in a relatively long detection process and degraded the LVRT performance of grid-connected inverters. Other efforts have been made to improve the dynamic performance of PLLs by adopting of specially-designed inserted filters [16] , [17] . However, an unavoidable tradeoff exists between the steady-state filtering capability and dynamic performance of PLLs with linear controllers above, which strictly restricts the practical application of these PLLs [18] . To avoid this problem, a nonlinear PLL with adaptive controller gains (NLPI-PLL) was proposed [19] . By regulating the open-loop controller gains according to phase deviation, the steady-state filtering capability and dynamic performance is improved simultaneously. Even so, concerns remain regarding the stability of this NLPI-PLL, limiting its feasibility [20] . In summary, it is difficult for existing PLLs to obtain both fast dynamic responses and good disturbance rejections without compromising PLLs' stability; thus there is still room for improvement in the LVRT performance of grid-connected inverters associated with existing PLLs.
Despite PLL performance, advanced LVRT control schemes are also capable of improving the LVRT performance of grid-connected inverters. Regarding unbalanced grid faults, to provide uninterrupted active power and reactive power as regulated in [4] , grid-connected inverters can generate positive-sequence currents during unbalanced voltage sag [21] . However, output power ripples remain obvious due to unbalanced grid voltage. To completely block these output power ripples, together with the positive-sequence component, negative-sequence component and harmonic component are also included in output currents during voltage sag as deduced in [22] . Yet these output harmonic currents further deteriorate voltage quality during the grid faults. In [23] , without harmonic injections, positive-sequence and negativesequence output currents were optimized to eliminate active power ripples without restraining the reactive power ripples. In [24] , a consolidated control scheme that can readily adjust between eliminating real or reactive power ripples, or simply generating the positive-sequence currents without harmonic injections is proposed. However, according to the existing researches above, the strategies for restraining the total power ripples of both reactive power and active power of gridconnected inverters are still worth discussing. On the other hand, compared with the conventional inner loop controller of grid-connected inverters, the inner loop controller in the LVRT technique is expected to possess the following advantages: 1) good dynamic performance in response to sudden changes of grid voltage; 2) good robustness to remain stable when grid faults substantially deteriorate the performance of the pre-designed inner loop controller. Therefore, investigations of the specific inner loop controller in grid-connected inverters during the LVRT process are also necessary.
In this paper, to improve the LVRT performance of grid-connected inverters, a nonlinear PLL based on complex-coefficient filters (NLCCF-PLL) is proposed by introducing the adaptive controller gains into the PLL structure. The nonlinear control scheme of NLCCF-PLL guarantees a fast dynamic response and good disturbance rejection capability simultaneously. The stability of NLCCF-PLL is validated with the second method of Lyapunov, and the operating performance of NLCCF-PLL is analyzed in detail. An improved LVRT control scheme is also proposed in this paper. Among the LVRT control scheme, to ensure a proper response under unbalanced voltage and improvements in reliability, the reference currents with the fewest total power ripples are derived by matrix calculations. Based on the encouraging performance of NLCCF-PLL, an inner loop controller is proposed, which is characterized by good robustness and a fast dynamic response. Experiments are conducted to verify the superiority in dynamic response and power ripple restrictions of the proposed LVRT technique.
The rest of this paper is structured as follows. In Section II, the structure and control scheme of NLCCF-PLL are proposed, and the stability of NLCCF-PLL is verified. In Section III, the proposed LVRT control scheme consisting of a reference current calculation block and an inner loop controller is presented. Finally in Section IV, the superiority of the proposed NLCCF-PLL and LVRT technique is confirmed by experimental results.
II. DESCRIPTION OF NLCCF-PLL
As the synchronous unit that significantly influences the LVRT performance of grid-connected inverters, the proposed NLCCF-PLL is discussed in this section.
A. OVERVIEW OF CONVENTIONAL DCCF-PLL
Among existing PLL techniques, complex-coefficient filters (CCFs) are characterized by an asymmetrical frequency response around zero frequency, which implies that they can extract positive or negative sequence components in the same frequency [12] . By placing two paralleled bandpass CCFs before the input of SRF-PLL, a dual complex-coefficient filter-based PLL (DCCF-PLL) is established, as shown in Fig.1 [12] . V + ,ω g ,θ g respectively denote the amplitude, frequency, and phase angle of the fundamental positive sequence component of the grid voltage estimated by DCCF-PLL; ω ref represents the nominal frequency; CCF and PI are the bandpass CCF and proportional-integral (PI) controller, respectively. The transfer functions of the CCF block and PI controller, G CCF (s) and G PI (s), can be written as
whereω b is the bandwidth of CCF; K p and K i respectively denote the proportional gain and integral gain of the PI controller.
As shown in Fig.1 , the CCF block acts as a pre-processing filter by extracting the fundamental positive sequence component of the grid voltage, whereas the other control blocks of DCCF-PLL are identical to those of conventional SRF-PLLs [12] . In this way, the harmonic and unbalanced components of the grid voltage are simply and effectively blocked without substantially degrading PLL dynamic behaviors [20] .
B. BASIC CONFIGURATION OF NLCCF-PLL
Although DCCF-PLL is characterized by its simplicity and effectiveness, the tradeoff between the dynamic response and filtering performance brought about by the linear controller strictly restricts its PLL performance.
To further improve the dynamic response and filtering capability, nonlinear controllers are introduced based on the structure of DCCF-PLL in this paper. The basic configuration of the proposed NLCCF-PLL is illustrated in Fig.2 , in which NCCF and NPI represent the adaptive bandpass complexcoefficient filters (NCCF) and the nonlinear proportionalintegral (NPI) controller respectively. The transfer functions of the NCCF and NPI controller can be expressed as
where G NCCF (s) and G NPI (s) denote the transfer functions of the NCCF and NPI controller respectively;ω b ( ω g ) is the adaptive bandwidth of NCCF; and G Kp ( ω g ), G Ki ( ω g ) are adaptive proportional gain and integral gain of NPI controller respectively. The specific transfer functions
ε is the threshold value of ω g . Based on (5), variations of the nonlinear parameters according to ω g are plotted in Fig.3 . As indicated in (5) and Fig.3 , during the dynamic process when the tracking error ω g is large, the bandwidths of the NCCFs and nonlinear PI controllers enlarge simultaneously to increase the open-loop gain of NLCCF-PLL, resulting in an accelerated dynamic response; during the steady state when the tracking error ω g is small, the control parameters are decreased to inhibit the open-loop gain of NLCCF-PLL, resulting in better steady-state filtering performance.
Based on the control scheme depicted in (5), another state variable V is introduced in to accelerate the dynamic response of NLCCF-PLL. The expression of V is
As presented in (6), different from ω g , the defined state variable V is characterized by a fast dynamic response under the condition of a sudden change in grid voltage. By comparing V with a threshold value T , the steady state and dynamic process can be distinguished. Therefore, when V is larger than T , the NLCCF-PLL system is deemed to be in a dynamic process, and the open-loop gain of NLCCF-PLL is amplified to accelerate the dynamic response.
In this way, T should be larger than the largest amplitudes of V in the steady state, which is caused by harmonics, DC offsets, and negative-sequence voltages. The relationships between V and harmonics, DC offset and negativesequence voltage in steady state is [25] 
where U dc , U − , and U n respectively denote the amplitude of DC offset, negative-sequence voltage and harmonic voltage. According to (7), the range of the amplitude of V in a steady state is
where a max is the maximum amplitude of harmonic voltage, b max is the maximum amplitude of negative-sequence voltage, and c max is the maximum amplitude of DC offset voltage. Considering certain margins for V , T is selected as
By introducing the state variable V into the control scheme, the overall transfer functions ofω
and G Ki ( ω g ) are modified as
According to the parameter settings in (10), the relation-
C. STABILITY ANALYSIS OF NLCCF-PLL
Based on the preceding analysis, a fast dynamic response and good filtering performance can be achieved using the proposed nonlinear control scheme. However, the stability of existing PLLs with nonlinear controllers is questionable [20] . To ensure the feasibility of the proposed NLCCF-PLL, its stability must be verified.
Clearly, the stability criteria for a conventional linear system (e.g., the Routh-Hurwitz criterion) are no longer suitable for NLCCF-PLL due to its highly nonlinearity. In this paper, the second method of Lyapunov is applied to confirm the stability of NLCCF-PLL. Compared with other stability criteria for nonlinear systems, the second method of Lyapunov is simpler to implement because it does not require specific solutions to the nonlinear differential equations.
According to [26] , the mathematically equivalent nonlinear model of DCCF-PLL is as depicted in Fig.4 (a) . Correspondingly, the nonlinear model of NLCCF-PLL is shown in Fig.4 (b) .
On the basis of Fig. 4(b) , the necessary state variables are determined as follows
where x 1 , x 2 , and x 3 are the selected state variables in the nonlinear model of NLCCF-PLL. State equations corresponding to this model in Fig.4 (b) with no external 
To facilitate the stability analysis of NLCCF-PLL, by combining (12) and (13), the nonlinear model of NLCCF-PLL with state variables is redrawn in Fig.5 .
The Lyapunov candidate function is constructed as
where P is a symmetric, positive definite, 2 × 2 matrix. To invoke LaSalle's Theorem [27] to prove the globally asymptotically stability of the nonlinear system, we must haveV (
Assuming that P 2×2 = P 1 P 2 P 2 P 3 (P 1 > 0 and P 1 P 3 − P 2 2 > 0), then the expression ofV (x 1 , x 2 , x 3 ) can be simplified as followṡ
For all state variables x 1 , x 2 , and x 3 , to guarantee thaṫ
To satisfy the stability criterion of the second method of Lyapunov, the following equations can be derived by combining (11) and (17) 
According to (18) , when
, the nonlinear model of NLCCF-PLL is globally asymptotically stable, which means that the proposed PLL can stably track the reference phase at any initial value.
D. PERFORMANCE ANALYSIS OF NLCCF-PLL
To discuss the operating performance of NLCCF-PLL, the stability margins of NLCCF-PLL with different sets of control parameters are analyzed in this section.
We assume there are two sets of control param-
, with the corresponding cutoff frequencies ω 1 and ω 2 . According to Fig.4 (b) 
Assuming that m =ω
where ||G open (jω 1 Upon comparing (20) and (21), we can see that (21) is established when ω 1 = mω 2 . On the other hand, ||G open (jω)|| declines as ω increases, as can be confirmed in Fig.6 . Therefore, only when ω 1 = mω 2 , ||G open (jω 1 )|| = || G open (jω 2 )|| = 1 holds, and the following equation can be derived
On the basis of (22), PM 1 and PM 2 , representing the phase margin at ω 1 and ω 2 , are deduced as follows:
It can be inferred from (23) and (24) that PM 1 = PM 2 . Therefore, when the control parameters of NLCCF-PLL vary, the phase margin of the small-signal model is constant.
To intuitively highlight the advantage of NLCCF-PLL in the phase margin, open-loop bode plots of NLCCF-PLL with different sets of control parameters are presented in Fig.6 . As can be seen in Fig.6 , the phase margin of NLCCF-PLL is always 67.9 • when the cutoff frequency increases from 10.7Hz to 650Hz, furtherdemonstrating that the proposed NLCCF-PLL is stable with sufficient stability margins. Moreover, by setting the control scheme of NLCCF-PLL as discussed above, its operating performance can be estimated with good robustness.
During the grid faults, transit disturbance (e.g., voltage sags and sudden drift in the frequency and phase of voltages) and steady-state disturbance (e.g., unbalanced and distorted voltages) should be considered by the LVRT performance of grid-connected inverters [28] . As discussed above, with good filtering capability, fast dynamic response and good robustness, NLCCF-PLL could improve the LVRT performance of inverters by accelerating the dynamic process when transit disturbance occurs as well as decrease the tracking errors in the steady state. 
III. THE PROPOSED LVRT CONTROL SCHEME
In addition to the proposed NLCCF-PLL, an advanced LVRT control scheme is also important for the LVRT performance of grid-connected inverters. The investigation of the proposed LVRT control scheme is based on a three-phase voltage source inverter connected to the power grid, as illustrated in Fig. 7 . In this paper, an LCL filter is inserted between the grid and inverter to attenuate the high-frequency harmonics injected into the grid [29] . At the same time, the DC-link voltage is assumed to be constant under LVRT operation, and supported by a DC source with constant DC voltage.
The proposed LVRT control scheme is composed of a reference current calculation block and an inner loop control, depicted in Fig.8 . According to the grid voltage estimated by the NLCCF-PLL, the reference current of the inner loop controller is generated by the reference current calculation block. Meanwhile, the proposed inner loop controller is also conducted under αβ static coordinates. The specific design procedure for reference current calculations and the inner loop controller are discussed below. 
A. REFERENCE CURRENT CALCULATIONS
As required in [5] , grid-connected inverters should be able to inject active and reactive currents into the grid during grid faults in order to facilitate grid voltage recovery. The specific operational requirements for grid connections in [5] during the LVRT process are illustrated in Fig.9 
where V n is the per unit value of the grid voltage, and P pr is the output active power before a grid fault occurs. As indicated in Fig.8 and (24), when unbalanced voltage sag occurs, the specific relationships between the output power and output currents are [23] P(t) = P 0 + P c cos(2ωt) + P s sin(2ωt)
where As shown in (26), inevitable power ripples occur during unbalanced voltage sag. To suppress the total power ripples of active power and reactive power, specific matrix calculations are conducted below.
According to (26) , the total power ripples S f are deduced as
To obtain the minimum value of S f in (27) , P c and Q c in (26) are assumed to be 0 in the first place, the corresponding output currents I
By substituting (28) into (26), the relationships between the output power and output currents can be VOLUME 7, 2019 rewritten as
Similarly, assuming that P s = Q s = 0, the corresponding output currents I
Substituting (30) into (26) yields
In such cases, assuming that the reference output currents I
By combining (28)- (32), the output power is
Correspondingly, the total power ripples are
When dS f (λ 1 )/d(λ 1 ) = 0 (0 < λ 1 < 1) holds, it can be derived that S f (λ 1 ) is the minimum value of S f (λ). According to (34), the reference output currents with the fewest total power ripples can be calculated under the condition where λ = λ 1 .
In addition, considering the hard limit of the RMS value of output currents, there is still one more step before obtaining the final current references. To restrain current references within the allowable range, the final reference currents I
where
B. INNER LOOP CONTROLLER
When a grid fault occurs, the equivalent grid impedance and grid voltage change substantially, seriously threatening the stability of the pre-designed inner loop controller. Moreover, the dynamic process of the inner loop controller during grid faults can cause transit fluctuations in the output currents; thus, good robustness and a fast dynamic response of the inner loop controller is required during the LVRT process. Based on the conventional proportional resonant (PR) controller and harmonic compensators (HC) [30] under αβ static coordinates, the proposed inner controller is structured as 
where k 1 > 1 and k 2 < 1. G PR (s) and G PR1 (s) in (37) provide high open-loop gain at the fundamental frequency to accurately track positive and negative sequence current references at fundamental frequency, whereas G HC (s) offers precise tuning at n-order (n = 5, 7) harmonics to improve the power quality of the output current. According to (36) and (37), during the LVRT process, the HC controllers are blocked and parameters of the PR controller are modified. Bode diagrams of the open-loop inverter system with the proposed inner loop controller are shown in Fig. 10 . Detailed modeling and parameter designs of the inner loop controller can be found in [31] , [32] .
As depicted in Fig.10 , the proposed inner-loop controller has the following advantages during the LVRT process: 1) the phase margin is increased by blocking the HC controllers; 2) the bandwidth is improved by modifying the control parameters of the PR controllers. Therefore, although the tracking accuracy is sacrificed to some extent, better robustness and a faster dynamic response can be expected during the LVRT process for the proposed inner loop controller.
To elucidate improvements in the robustness of the proposed inner loop controller, pole-zero maps of the closed loop system with the proposed inner loop controller when the equivalent grid impedance L g declines are respectively illustrated in Fig. 11(a) and (b) . The pole-zero maps intuitively display the variation tendency of the system stability when L g declines.
When L g is reduced in Fig.11 (a) , two poles gradually move into the unit circle and then out of the unit circle. The tendency of poles moving into the unit circle in Fig.11 (a) implies sufficient stability margins for the inverter system when a grid fault occurs. By contrast, in Fig.11 (b) , the corresponding two poles gradually move out of the unit circle as L g declines. The poles far from the zero point will inevitably deteriorate the stability of the inverter system. Therefore, during grid faults, the proposed LVRT inner loop controller enhances the dynamic performance and robustness of the inverter system simultaneously.
IV. EXPERIMENTAL VERIFICATIONS
In this section, the performance of the proposed NLCCF-PLL and the overall proposed LVRT technique are respectively evaluated on the basis of experimental results.
A. PERFORMANCE TEST OF NLCCF-PLL
The performance of the proposed NLCCF-PLL was tested by a comparison based on the prototype controlled by a TMS320F28335 digital signal processor (DSP). In this experiment, the nominal frequency was 50 Hz, and the sampling frequency was fixed at 10 kHz.
Throughout the experimental verifications, the DSP generated the three-phase input signals internally. They were then fed to the external digital-to-analog (D/A) converter AD7808 to generate analog signals. After performing the proposed PLL algorithms with the signals acquired by DSP, the signals were converted by another external D/A converter DAC7724 and finally measured by an oscilloscope.
In the experiments, the PLL performances of the conventional DCCF-PLL and the proposed NLCCF-PLL are compared. Brief introductions and parameter design guidelines for the conventional DCCF-PLL are provided in [12] , and parameter design guidelines for the proposed NLCCF-PLL are mentioned in Section II. Control parameters of the PLLs are listed in Table 1 , where V N is the amplitude of nominal voltage of the compared PLLs.
To compare the dynamic and steady-state performances of the above PLLs, the test cases can be summarized as follows: 
1) Test case I:
The grid voltage undergoes a frequency jump from 45Hz to 55Hz and a phase-angle jump of +60 • simultaneously, as illustrated in Fig. 12(a) .
2) Test case II: The grid voltage is severely polluted by imbalance and harmonics, as illustrated in Fig. 13(a) .
In test case I, the obtained transit frequency responses for compared PLLs are shown in Fig. 12(b) . It takes approximately 6ms for the estimated frequency of NLCCF-PLL to reach the quasi-steady state (where the frequency tracking error is less than 0.5Hz). For DCCF-PLL, the time is about 24ms. As indicated in Fig. 12(c) , the tracking phaseangle errors (i.e., difference between the real and estimated phase angles) of the NLCCF-PLL and DCCF-PLL converge to less than 5 • in 5ms and 21ms, respectively.
As shown in Fig. 12(b) and (c), NLCCF-PLL achieves better dynamic performance when the grid voltage experiences a jump in the frequency and phase angle.
The experimental results of test case II are shown in Fig. 13(b) and (c). The peak frequency offsets in the steady state for DCCF-PLL and NLCCF-PLL in Fig. 13(b As shown in Fig. 13(b) and (c), NLCCF-PLL demonstrates better harmonic and imbalance rejection in the steady state compared with DCCF-PLL.
To further reveal the fast dynamic response and excellent disturbance rejection capability, detailed PLL performances of the compared PLLs under the two test cases are shown in Table 2 .
B. PERFORMANCE TEST OF PROPOSED LVRT TECHNIQUE
The proposed LVRT technique is evaluated using an 11kW three-phase grid-connected converter prototype in this section. The proposed converter prototype is controlled by a DSP TMS320F28335. To simulate grid faults, a shunt passive load that contains a nonlinear load, and an unbalanced threephase passive load, is connected between the inverter and grid. When connected to the grid, the load can generate voltage sag, imbalance and distortion. The adopted nonlinear load is a three-phase diode rectifier with a resistance load at the DC side. The hardware configuration of the laboratory prototype is outlined in Table 3 .
In the experiments, the performances of the proposed LVRT technique and the conventional LVRT technique are compared. The proposed LVRT technique is realized as shown in Fig.8 . The conventional LVRT technique contains a conventional DCCF-PLL, a positive sequence reference current generator [21] and a PR+HC controller [30] .
Experimental results of the converter prototype with the above two LVRT techniques are shown in Fig. 14 and 15 , respectively. Fig.14(a) and Fig.15(a) show that the grid voltage circumstances are similar under the two test cases. By comparing the output currents in Fig.14 (b) and Fig.15 (b) , it is clear that the In Fig.14 (c) , the peak active and reactive power ripples during voltage sag are respectively 1.1kvar and 1.7kvar using the conventional LVRT technique. As shown in Fig.15(c) , the peak active and reactive power ripples during voltage sag are respectively 0.6kvar and 0.9kvar with the proposed LVRT technique. In addition, the transit power fluctuations of the proposed LVRT technique are much smaller than those of the conventional LVRT technique during the LVRT process. By adopting the proposed LVRT technique, the steady-state active and reactive power ripples and transit power fluctuations are effectively restrained.
Detailed LVRT performances of the proposed LVRT technique compared with the conventional LVRT technique are shown in Table 4 . Compared with the conventional LVRT technique, the proposed LVRT technique can afford gridconnected inverters better dynamic performance in terms of output currents. The ripples in active power and reactive power are also effectively restrained by the proposed LVRT technique as shown in Table 4 . 
V. CONCLUSION
In this paper, a nonlinear three-phase PLL (NLCCF-PLL) with fast dynamic response, enhanced disturbance rejection capability and good robustness, is presented. An LVRT control scheme based on NLCCF-PLL is also proposed. The following conclusions can be drawn: 1) By adaptively adjusting the open-loop gain of the conventional DCCF-PLL according to the magnitude of disturbance, the dynamic performance and steady state filtering capability of the proposed NLCCF-PLL are substantially improved.
2) The proposed NLCCF-PLL is certified to be stable by the second method of Lyapunov, which guarantees a wide range of parameter variations and good robustness.
3) The proposed LVRT control scheme can effectively restrain the overall ripples in active power and reactive power by matrix calculations.
4) The proposed inner loop controller further improves the dynamic performance of the proposed LVRT technique and guarantees good robustness of the inverter system.
The experimental results indicate good performance of the proposed NLCCF-PLL together with the proposed LVRT control scheme, confirming the availability and practical value of the proposed LVRT technique.
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